Back to Intellipro Singapore Pte. Ltd. jobs
I

Senior RTL Design Engineer

D02 Anson, Tanjong Pagar, Singapore
PermanentDesign

Job Description

Company Overview

Our client is a leading provider of sensory experience solutions with the goal of building the future of interactive sensory technologies

Job Summary

Design and deliver mixed-signal subsystems and digital CMOS ICs, optimizing hardware implementations and supporting silicon validation to meet product requirements in a collaborative engineering environment.

Responsibilities

  • Design mixed-signal subsystems from implementation through final chip-level integration to meet product specifications
  • Conduct micro-architectural studies to identify optimal hardware implementations of IP digital blocks aligned with product requirements
  • Prepare comprehensive documentation adhering to quality standards throughout the design process
  • Develop RTL logic modules using Verilog HDL, including power and clock management units, IIC, I2C, SoundWire digital interfaces, and digital filters
  • Lead design and verification review sessions with technical teams during the project lifecycle to ensure alignment and quality
  • Perform logic synthesis, timing analysis, and power optimization to enhance design performance
  • Execute pre-silicon verification using constrained random verification, UVM test benches at block, subsystem, and chip levels, spice co-simulation, and FPGA emulation for mixed-signal blocks
  • Support silicon validation and bring-up activities, collaborating with cross-functional teams to resolve issues and ensure design functionality

Required competencies and certifications

  • Bachelor’s or Master’s degree in Electrical and Electronic Engineering with a minimum of 7 years of professional experience in digital CMOS IC design

Preferred competencies and qualifications

  • Experience using high-level modeling languages/tools to design and evaluate subsystems and algorithms
  • Strong understanding of digital design, especially IIC, I2S, and SoundWire interface design
  • Proficiency with logic simulators for RTL and gate-level simulation, design/waveform browsers, power analysis tools, and Verilog RTL design


License No.22C1076 | EA Reg. No.: R25142215

About Intellipro Singapore Pte. Ltd.

First seen: May 22, 2026
Last updated: June 15, 2026